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Abstract. Compact semiconductor device models are essential for efficiently designing and analyzing large
circuits. However, traditional compact model development requires a large amount of manual effort and can span
many years. Moreover, inclusion of new physics (e.g., radiation effects) into an existing compact model is not trivial
and may require redevelopment from scratch. Machine Learning (ML) techniques have the potential to automate and
significantly speed up the development of compact models. In addition, ML provides a range of modeling options
that can be used to develop hierarchies of compact models tailored to specific circuit design stages. In this paper,
we explore three such options: (1) table-based interpolation, (2) Generalized Moving Least-Squares, and (3) feed-
forward Deep Neural Networks, to develop compact models for a p-n junction diode. We evaluate the performance of
these “data-driven” compact models by (1) comparing their voltage-current characteristics against laboratory data,
and (2) building a bridge rectifier circuit using these devices, predicting the circuit’s behavior using SPICE-like
circuit simulations, and then comparing these predictions against laboratory measurements of the same circuit.
Key words. Compact model, p-n junction diode, 1N4148 switching diode, circuit simulation, cubic splines,
generalized moving least-squares, deep neural networks, SPICE.
1. Introduction. Circuit simulation, sometimes referred to as SPICE simulation, is
foundational to modern circuit design [1]. In circuit simulation, so-called “compact mod-
els” are used to capture the dynamics of voltages, currents, and charges in individual circuit
components (e.g., transistors, diodes, resistors, capacitors, etc.). Given a circuit composed of
many such components connected to each other, a circuit simulator combines the compact
models of the individual components to enforce Kirchhoff’s voltage and current laws across
the network. This is done by building a non-linear system of Differential-Algebraic Equations
(DAEs); each equation in this system is of the form a+ b+ c+ . . . = 0, where the individ-
ual terms (a, b, c, . . . ) are provided by compact models. The circuit simulator numerically
solves the system of equations as a whole, using a combination of time-stepping algorithms
and non-linear solvers [2, 3].
As modern circuits can easily have many thousands of components (leading to DAE sys-
tems of similar size), it is important that each individual compact model be computationally
inexpensive. In practice, typical compact models consist of only a handful of algebraic and
ordinary differential equations, which are generally a combination of empirical formulas and
simplified solutions to semiconductor transport equations.
REMARK 1.1. In addition to compact models, there also exist “first-principles”, or
TCAD (Technology Computer-Aided Design), semiconductor device models that typically
provide much more accurate descriptions of device physics over a wide range of operat-
ing conditions. Such TCAD models work by predicting the electric field at every point within
a three-dimensional semiconductor device, and the resulting movement of charge carriers
(electrons and holes) in the device. But doing so is computationally very expensive. There-
fore, TCAD codes such as Charon [4] are orders of magnitude slower than compact models.
For this reason, TCAD is almost never used directly in a circuit simulator. Indeed, one can
view compact models used in circuit simulators as much faster reduced-order approximations
of corresponding TCAD models.
Developing compact models for new electrical components is a difficult task requiring
extensive expertise in solid state physics, circuit design, model calibration, and numerical
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analysis. For example, the BSIM family of compact models for Metal-Oxide-Semiconductor
(MOS) transistors is the result of over 20 years of work by Prof. Chenming Hu and his team of
PhD students and postdocs at UC Berkeley [5, 6, 7]. Besides long development times that can
span many person-years, reliance on simplified solutions in traditional compact models may
compromise their ability to generalize. As a result, adding new physics to a legacy compact
model (e.g., to scale the model down to a more advanced CMOS technology node, to take into
account radiation effects in harsh environments, etc.) often requires extensive redevelopment.
We believe that a “data-driven” approach, i.e., using Machine Learning (ML) techniques,
appropriately specialized for the semiconductor device physics domain, to automate the de-
velopment of compact models directly from electrical data, has the potential to overcome
the challenges above. Moreover, ML techniques provide a wide range of regression methods
that can be used to develop hierarchies of compact models tailored to specific circuit design
stages, specific circuit simulation tasks, and even specific compute infrastructures. Indeed,
in a world where compact model development is fully automated, where a variety of com-
pact models capturing different facets of a device’s behaviour, with different computational
efficiency and accuracy tradeoffs, can all be generated at the push of a button, it is conceiv-
able that a circuit designer would use a different compact model for initial exploration and
a different one for late-stage design, one for timing analysis and another one for sensitivity
analysis, one for CPU simulation and one for GPU simulation, and so on. The benefits would
be immense – enabling rapid, cost-effective, and robust circuit design flows calibrated against
real-world electrical data from day one.
Thus, we believe that the application of ML techniques to compact model development
should be thoroughly and systematically explored. To that end, in this paper, we investi-
gate three markedly different ML regression approaches – Table-Based Interpolation (TBI),
Generalized Moving Least-Squares (GMLS), and Deep Neural Networks (DNNs) – for de-
veloping data-driven compact device models. Specifically, we apply these approaches to de-
velop compact models for a 1N4148 high-speed switching diode, a common mass-produced
semiconductor device with well-documented electrical and thermal characteristics [8, 9].
The first approach, TBI (Section 3.1), is a local parametric regression technique that uses
cubic splines to construct a piecewise polynomial approximation of available electrical data
[10, 11]. TBI is used extensively in many modeling and simulation contexts, including com-
pact semiconductor device modeling, where it offers simplicity, computational efficiency, and
the ability to generate differentiable approximations. The drawbacks of table-based models
include significant memory requirements and datasets restricted to rectangular grids. We refer
to [11] and [12] for relevant recent work.
The second approach (Section 3.2), uses GMLS approximants [13] to build compact de-
vice models; this method, unlike TBI, can be applied to scattered data as well.1 GMLS is an
example of non-parametric regression, which uses local kernels to build estimates from scat-
tered data. Scientific computing applications of GMLS range from the design of meshfree
discretizations for PDEs [14] to data transfers for coupled multiphysics simulations [15, 16].
We believe that we are the first to apply GMLS to compact device modeling; in this paper,
we not only develop GMLS-based device models but also demonstrate them in circuit simu-
lations.
Finally, in Section 3.3, we develop DNN [17] device models. DNNs are compositions
of non-linear activation functions and affine transformations, and represent global non-linear
parametric regression. The success of DNNs in various classification tasks is well docu-
mented [18]. Their application to scientific computing is more recent [19, 20] but is gen-
erating significant interest. It should be noted that DNN applications to circuit simulations
1Such datasets result from scattered electrical measurements of devices with more than two terminals, which
will be considered in forthcoming work.
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[21, 22, 23, 24, 25, 26, 27] predate these efforts, but have stayed fairly dormant over the years.
It is likely though that this research direction will intensify and attract more attention, as evi-
denced by recent work [28]. At the same time, compact DNN models of devices are few and
far between in the literature. Early examples include [23], [29], and [30], where DNNs were
used to model various metal oxide and field effect transistors. More recent work includes
a multi-layer perceptron (MLP) model of a transistor device [31], and a compact model for
a thin TFET device using a hybrid MLP architecture with two different activation functions
[32].
Our work provides further insights into the development of DNN compact models, in-
formed by performing circuit simulations using such data-driven devices. In particular, our
results strongly suggest that a “reasonable” Mean Square Error (MSE) fit of I−V character-
istic curves alone may not be enough to ensure convergence of a data-driven device in circuit
simulations and/or physically correct simulation results; for this, the compact model should
also possess actual device physics properties, such as passivity, monotonicity, zero current
at zero voltage, etc. A key contribution of this paper is the development of a DNN training
strategy, based on transformed sets of electrical measurements, that consistently produces
physically correct compact diode models across a range of DNN architectures; these models
perform robustly in circuit simulations, and produce results that are in excellent agreement
with laboratory measurements.
The rest of the paper is organized as follows. Section 2 provides some background infor-
mation about the technical approach and the software tools used in this work. Section 3 de-
scribes the core techniques underlying the three regression methods above. Section 4 presents
simulation results; to assess the performance of data-driven compact device models, we first
compare their I−V characteristics with laboratory measurements using three different data
views that expose different aspects of device operation. Then, we use these compact models
to build a full-wave bridge rectifier circuit, simulate the circuit, and compare simulation re-
sults against laboratory measurements. In Section 5, we discuss our conclusions and outline
directions for future research.
2. Preliminaries.
2.1. Workflow. The main focus of this paper is the development and testing of data-
driven compact models based on three different regression approaches, exemplified using a
1N4148 high-speed switching diode. Figure 2.1 shows the steps involved in our compact
model development and testing workflow, as applied to this diode.
FIG. 2.1. Our workflow to develop and test data-driven compact models, illustrated for the 1N4148
diode.
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As shown in the figure, we first obtain I−V electrical measurements in the lab. Then,
we apply our three different regression methods to this data, thereby generating three differ-
ent sets of data-driven compact models for the device. We then simulate these data-driven
compact models to obtain their I−V characteristics, and we also simulate circuits where such
models are deployed. Circuit simulations are then compared against laboratory measure-
ments.
Software: We have implemented the entire workflow of Figure 2.1 both in MATLAB R©
and in Python. For TBI, we use two tools (1) STEAM [11, 12], an open-source MATLAB R©
tool developed at UC Berkeley, and (2) a Python implementation of cubic splines developed
for this work. For GMLS, we use the open-source Compadre toolkit [33], available as a
Python package. For DNNs, we use TensorFlow [34], an open-source tool available as a
Python library. And for compact model and circuit simulations, we use: (1) the Berkeley
Model and Algorithm Prototyping Platform (MAPP) [35], an open-source circuit simulator
written in MATLAB R©, and (2) Spyce, a Python-based research circuit simulator developed
at Sandia National Laboratories.
2.2. A compact p-n junction diode model. A p-n junction diode has two terminals
labeled p and n, with n serving as the “reference” terminal. The voltage difference between
p and n is denoted vpn, and the current flowing into the diode at the non-reference terminal
p is denoted ipn. The current flowing into the reference terminal is inp = −ipn. A compact
diode model is a mapping fPN : R → R that gives the diode current as a function of the
applied voltage, i.e., ipn = fPN (vpn). Constructing a compact diode model thus boils down
to specifying the function fPN . In addition, the derivative of this function with respect to vpn
is required by the non-linear solver in the circuit simulator.
REMARK 2.1. In traditional compact models, fPN is usually given by an analytic ex-
pression and a set of k parameters ~p = (p1, . . . , pk) that represent physical constants and/or
variables that can be used to calibrate fPN to data. As a result, the derivative of fPN can be
obtained by automatic differentiation (AD), and does not have to be provided as part of the
model [36]. A typical example is the Shockley diode equation [37],
ipn = fPN (vpn, (IS , VT , q)︸ ︷︷ ︸
~p
) = IS
(
e
vpn
qVT − 1
)
. (2.1)
Here, IS is the reverse bias saturation current, VT is the thermal voltage, and q is the
“quality factor”, a non-physical parameter used to account for imperfect p-n junctions in
real diodes. AD may also be applied to some parametric regression models for fPN , such as
TBI. However, AD is not applicable to non-parametric regression such as GMLS, in which
case the compact model must also provide its derivative. As a result, the accuracy of the
regression fit for fPN alone is not enough to ensure the quality of such models; testing them
in actual circuits should be an integral part of the development and validation process.
In contrast to a traditional compact model such as (2.1), data-driven models estimate fPN
and its derivative by applying a regression technique R to a dataset DPN = {vkpn, ikpn}mk=1.
The dataset contains measurements of the device’s I−V characteristic curve and corresponds
to an m× 2 matrix of real numbers.
2.3. I−V measurements of a 1N4148 diode. The I−V characteristic of a device is a
basic set of electrical measurements and a fundamental way to understand the performance of
various materials and devices under test (DUT). I−V measurements obtain the current vs. volt-
age characteristic (denoted DPN above) of a device by applying a series of voltage stimuli to
the device and measuring the resulting current responses. For this work, we used a Keysight
B1505A Parametric Analyzer on a 1N4148 diode specimen to obtain DPN . This parametric
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FIG. 2.2. Schematic of our laboratory measurement setup for the 1N4148 diode.
analyzer uses Source Measurement Units (SMUs) that combine a current source, a voltage
source, an ammeter, and a voltmeter into a single unit; see Figure 2.2 for a schematic. We
chose the B1505A’s HPSMU (High Power Source Measurement Unit) for its ability to sup-
ply ample current over an extended voltage range while maintaining adequate measurement
resolution.
For this work we sampled the I−V curve at m = 9682 points, resulting in a datasetDPN
given by a 9682×2 matrix of real numbers. The voltage stimuli ranged from vminpn = −125V
to vmaxpn = 0.8V, in increments ∆vpn ranging between 10mV and 20mV. The non-uniformity
of the voltage increments is due to rounding errors and the fact that the measurements have
inherent noise and stability issues, and are at the limit of forced voltage step resolution.
3. Core techniques for developing data-driven compact models. In this section, we
apply three different regression techniques R to the dataset DPN above, to develop three
different sets of data-driven compact device models for the 1N4148 diode.
3.1. Table-Based Interpolation (TBI) devices. A TBI diode compact model is a func-
tion ipn = fPN (vpn) that smoothly interpolates the data points defined by the rows of DPN .
There are many ways to construct such a function – including cubic splines, Chebyshev poly-
nomials, and Barycentric Lagrange interpolation [10, 38]. In this paper, we use cubic splines;
they are simple to describe and construct, they produce robust, C2-regular compact models
that converge well in circuit simulations, and they offer inexpensive compact model evalua-
tion as well as derivative computation as they only require cheap univariate cubic polynomial
evaluation (with pre-computed coefficients that can be stored and looked up very efficiently).
Examples of such cubic spline driven TBI compact models can be found in [11] and [12].
REMARK 3.1. A table-based model for devices with more than two terminals involves
multivariate cubic spline interpolation. The main drawback of such models is that they re-
quire electrical data sampled over a rectangular grid of voltages and cannot be easily ex-
tended to scattered electrical data. This is not an issue for the univariate splines considered
in this work.
Below, we briefly review the construction of the univariate cubic splines used in this
work. To improve convergence of the resulting compact models in circuit simulations, our
development differs in important ways from standard splines found in the literature such as
natural splines.
To declutter notation, just for this subsection we switch to labeling the data points in
DPN as (xk, yk), k = 1, . . . ,m. Thus, we have that x1 = vminpn , xm = vmaxpn , and xk = vkpn
for 1 < k < m. Likewise, yk = ikpn. Without loss of generality, we assume that x1 < x2 <
. . . < xm.
The voltage measurements xk induce a partition of the x-axis into m + 1 intervals
(−∞, x1), [x1, x2), [x2, x3), . . ., [xm−1, xm), [xm,+∞). We refer to the first and last
interval as “boundary” intervals and the rest as “interior” intervals. A cubic spline de-
fined with respect to this partition is a piecewise cubic polynomial f(x) which interpo-
lates the data (xk, yk), k = 1, . . . ,m, and has continuous first and second derivatives,
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i.e., it is of class C2(R). We denote the restriction of f(x) to the ith interval above as
Ci(x) = aix
3 + bix
2 + cix+ di, for 1 ≤ i ≤ m+ 1. Succinctly,
f(x) =

C1(x), if x < x1,
Ci+1(x), if x ∈ [xi, xi+1) for each 1 ≤ i ≤ m− 1, and
Cm+1(x), if x ≥ xm.
To determine the 4(m+ 1) polynomial coefficients {ai, bi, ci, di}m+1i=1 defining the cubic
spline segment on each interval, we enforce the following 4(m+ 1) constraints:
• Ci(xi) = yi and Ci+1(xi) = yi; 1 ≤ i ≤ m: interpolation (2m constraints).
• C ′i(xi) = C
′
i+1(xi); 1 ≤ i ≤ m: continuity of first derivatives (m constraints).
• C ′′i (xi) = C
′′
i+1(xi); 1 ≤ i ≤ m: continuity of second derivatives (m constraints).
• a1 = b1 = 0 and am+1 = bm+1 = 0: linearity at boundary intervals (4 constraints).
These conditions are sufficient to determine a unique, globally C2 piecewise cubic in-
terpolant f(x) of the data in DPN . In practice, given the electrical measurements DPN , the
constraints above are used to pre-compute and store the coefficient set {ai, bi, ci, di}m+1i=1 in
memory.
To evaluate the compact model, i.e., to compute fPN and f ′PN at a query point v
∗
pn,
one first locates the interval containing v∗pn and retrieves the four coefficients corresponding
to the restriction of fPN to that interval. Then the corresponding cubic polynomial and its
derivative are calculated and returned.
3.2. GMLS devices. GMLS is a non-parametric regression approach for approximating
linear functionals from scattered data [13]. Here, we use GMLS to estimate fPN and f ′PN
from the data DPN . Below, we describe the basics necessary for this task and refer to [13]
for further details.
Consider a C1 function f : R → R with domain D ⊆ R, a point cloud X of size
m, X = {x1, . . . , xm} ⊂ D with a fill distance hX , and a collection of point samples
f = {f(xi)}mi=1 on the cloud. Let Pk(R) denote the set of all real polynomials of degree
less than or equal to k > 0 with dimension dimPk(R) = k + 1 and basis φ = {φq}k+1q=1 .
Finally, ρ(r) will denote a radially symmetric kernel function that is at least C1(R) and
whose support is contained in (−, ) for some real  > 0.
Given a point x? ∈ D, GMLS computes approximations f˜(x?) ≈ f(x?) and d˜xf(x?) ≈
dxf(x
?) that are exact for all f ∈ Pk(R) (polynomial reproduction) in two steps. To describe
these steps, letW (x?) ∈ Rm×m be a diagonal matrix with element Wii(x?) = ρ(|x?−xi|).
Let B ∈ Rm×(k+1), the matrix with element Bij = φj(xi); i = 1, . . . ,m; j = 1, . . . , k + 1.
And let ‖ · ‖W be the Euclidean `2 norm on Rm weighted by W (x?). The two GMLS steps
are:
Step 1. Computing the GMLS coefficient vector. Solve the weighted least-squares prob-
lem
c(f) = argmin
c∈Rk+1
1
2
‖Bc− f‖2W . (3.1)
Step 2. Computing the GMLS approximants. Set2
2The GMLS derivative approximation in (3.2) appears to violate the product rule and for this reason it was often
referred to as the “diffuse derivative approximation” in the literature; see [39]. This confusion stems from miscon-
struing how the GMLS approximation works and assuming (erroneously) that d˜xf(x?) is defined by differentiating
f˜(x?). In fact, the GMLS derivative approximation is derived independently of the GMLS field approximation and
does not involve differentiation of the latter; see [13].
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f˜(x?) := c(f) · φ(x?) and d˜xf(x?) := c(f) · dxφ(x?) . (3.2)
To evaluate the GMLS compact diode model at a given query point v∗pn, we proceed
as follows. If v∗pn ∈ [vminpn , vmaxpn ], we associate the first and the second columns of DPN
with a point cloud X ⊂ R and a sample set f ∈ Rm, respectively, solve (3.1) and define
fPN (v
∗
pn) and dxfPN (v
∗
pn) according to (3.2). If v
∗
pn /∈ [vminpn , vmaxpn ], we evaluate fPN (v∗pn)
and dxfPN (v∗pn) as follows. Let v
clo
pn be the point from DPN that is closest to v∗pn. Note that
vclopn is either v
min
pn or v
max
pn . We then set
fPN (v
∗
pn) := fPN (v
clo
pn) + (v
∗
pn − vclopn)dxfPN (vclopn) and dxfPN (v∗pn) := dxfPN (vclopn),
respectively, where fPN (vclopn) and dxfPN (v
clo
pn) are the GMLS estimates at v
clo
pn.
In this work, we use the Compadre toolkit [33] for performant implementation of GMLS,
with polynomial orders k = 1, 2, 3, and kernel ρ(r) = (1− r/ε)p+, with p = 4 and ε = hX .
Compadre uses an adaptive procedure to adjust ε until supp(ρ(|x? − xi|) ∩X is guaranteed
to contain enough points to ensure the desired degree of polynomial reproduction. For real
polynomials and quasi-uniform point clouds, the number of points selected by this procedure
does not exceed 2(k + 1).
Compadre solves the weighted least-squares problem (3.1) using QR factorization, which
formally requires 2(k+1)2(m− (k+1)/3) flops [40, p.240]. However, the actual number of
non-zero rows in B equals the number of points selected by Compadre’s adaptive procedure
and is bounded by 2(k + 1), k = 1, 2, 3, i.e., it is orders of magnitude less than the size m of
the dataset DPN . As a result, the actual cost per model evaluation is O((k + 1)3) rather than
O((k + 1)2m). In practice, we did not observe noticeable differences in the performance of
GMLS compact models as we increased the polynomial degree from 1 to 3.
3.3. DNN devices. In this work, we use a simplified DNN definition from [41]. Let d
and D be two natural numbers defining the input dimension and the depth of the network,
respectively. Consider a set of natural numbers {n0, . . . , nD} such that n0 = d, and a set of
matrix-vector tuples {Ai,bi}, i = 1, . . . , D such that Ai ∈ Rni×ni−1 and bi ∈ Rni . The
elements of Ai and bi are usually called the weights and the biases of the DNN respectively.
Finally, let σ : R→ R be a non-linear “activation” function. The action of the resulting DNN
on an input vector x ∈ Rd is defined as y0 := xyk := σ(Akyk−1 + bk) for k = 1, . . . , D − 1
yD := ADyD−1 + bD
, (3.3)
where σ is applied component-wise. We denote the transformation of the input vector by the
DNN as N (x), that is, yD = N (x). The mapping N : Rd → RnD defines a global non-
linear function parameterized by the unknown weights and biases {Ai,bi}. To determine
these parameters one “trains” the network by solving a constrained optimization problem,
{Ai,bi} = argminL(N (XT ),YT ) subject to C ({Ai,bi}) (3.4)
where L is a “loss” function measuring the mismatch between the network’s output and the
training output, C is a non-linear constraint operator, XT = {xT,1, . . . ,xT,m} is a set of
training inputs, and YT = {yT,1, . . . ,yT,m} are the corresponding outputs. We refer to
the pair {XT ,YT } as the training set and denote it by T . In this work, we train the neural
network model using Adam, a variant of stochastic gradient descent, with a maximum of E
epochs.
7
For classification tasks, the non-linearity of N is used to transform input datasets repre-
senting different classes into linearly separable sets. In contrast, here we shall use (3.3) as a
regression tool to build a compact diode model from I−V measurements. To that end, we set
the input dimension n0 = 1, the output dimension nD = 1 and define L as the mean square
(MSE) error, a common choice for regression tasks. Furthermore, since circuit simulations
require differentiable compact models, we only consider smooth activation functions σ and
forego the widely used piecewise linear ReLU activation. As a constraint operator C, we use
non-negativity of the weights to ensure monotonicity of the function fPN , as required by the
physics of p-n junction diodes.
We train the network using three different options for the training set T . The first one is
T := DPN , i.e., the original set of I−V measurements with bounding box [vminpn , vmaxpn ] ×
[iminpn , i
max
pn ]. The second option is the transformed dataset DV IPN := {TV (vkpn), TI(ikpn)},
where
TV (vpn) =
{
vpn/V
+ if vpn ≥ 0,
vpn/V
− if vpn < 0
and (3.5)
TI(ipn) =
 −(log10(−ipn)−B
−)/A− if ipn ∈ (−∞,−P−min]
−1 + S(ipn + P−min) if ipn ∈ (−P−min, P+min)
(log10(ipn)−B+)/A+ if ipn ∈ [P+min,∞)
; (3.6)
with P±min = 10
p±min , A± = (p±max− p±min)/7, B± = p±min−A±, and S = 2/(P+min +P−min).
The last option is the partially transformed set DIPN := {vkpn, TI(ikpn)}, i.e., only ipn is
transformed, not vpn. For the numerical examples, we set V + = 0.1, V − = 15.625, p±min =
−10, p+max = −1 and p−max = −5. Given a training set T ∗PN the training process yields
an instance of (3.3) which we label as N ∗PN . The data-driven compact device model is then
defined as
fPN (vpn) =

NPN (vpn) if T = DPN
T−1I ◦ N V IPN ◦ TV (vpn) if T = DV IPN
T−1I ◦ N IPN (vpn) if T = DIPN
.
Training DNNs on appropriately transformed electrical measurement data is one of the
key ideas in this paper. Our results in Section 4 show that this strategy consistently produces
DNN compact models that provide accurate data fit and perform well in circuit simulations.
The heuristics supporting the application of transformations is motivated by the physics
of p-n junction diodes: when vpn < 0, ipn is a very small, negative current (in our dataset,
this current ranged from about −0.5 nano-Amperes to −1.5 micro-Amperes). To mitigate
the inability of the MSE loss function to differentiate between such small values, we trans-
form the current in the reverse bias regime roughly as ipn → −log10(−ipn). In so doing, a
negative nano-Ampere current transforms into 9 and a negative micro-Ampere becomes a 6.
To preserve the negativity of the transformed currents, we shift them by a constant negative
value; for example, if the shift is−10, a negative nano-Ampere and a negative micro-Ampere
transform into −1 and −4 respectively. Such large values are easily resolvable by the MSE
loss function, and hence the resulting DNNs tend to match the training data more accurately.
Conversely, when vpn > 0, ipn is usually a positive current than takes on a much
wider range of values (in our dataset, this current ranged from 0.5 pico-Amperes to 35 milli-
Amperes). To resolve these values with the MSE loss function, we again apply a log trans-
formation, followed by a shift so that the positivity of ipn is preserved. For instance, with a
shift of 14, a pico-Ampere becomes a 2 and a milli-Ampere transforms into an 11.
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However, since we have used different transformations for ipn < 0 and ipn > 0, we will
have a discontinuity at ipn = 0, which can cause convergence problems in circuit simula-
tions. To get around this, we choose a small interval around ipn = 0, apply the respective
transformations only outside this interval, and apply a continuity-preserving linear transfor-
mation within this interval. This approach ensures that an MSE loss function in conjunction
with the transformed set DV IPN resolves both positive and negative p-n junction currents very
well, leading to a much better fit.
Configuring and training a DNN involves choosing several parameters, such as the num-
ber of hidden layers D−1, the number of neurons n per hidden layer, the activation function,
whether or not to use a kernel constraint, whether or not to transform vpn, and whether or
not to transform ipn. In this work, we experimented with DNNs containing 1 and 2 hidden
layers, with 5, 10, 25, 50, or 100 neurons per hidden layer, and 3 different activation func-
tions (eLU, sigmoid, and tanh). Taken together with the 3 binary choices of whether to have a
kernel constraint, transform vpn, and/or transform ipn, this corresponds to a parameter space
of size 2 × 5 × 3 × 2 × 2 × 2 = 240. We systematically explored this space, generating all
240 DNN compact models. Then we simulated them all using Spyce, to determine their I−V
characteristics as well as their performance in a bridge rectifier circuit. We do not need to
discuss all the DNNs here; a carefully chosen representative sample of “interesting” DNNs
(summarized in Table 3.1) suffice to highlight the key points we wish to make.
Model σ D−1 ni T C
M1-50-E eLU 1 50 DPN Non-neg
M2-50-E eLU 2 50 DPN Non-neg
M1-50-S sigmoid 1 50 DPN Non-neg
M2-50-S sigmoid 2 50 DPN Non-neg
M1-50-T tanh 1 50 DPN Non-neg
M1-50-S-neg sigmoid 1 50 DPN None
M2-50-S-neg sigmoid 2 50 DPN None
M1-10-E-VI eLU 1 10 DV IPN Non-neg
M2-10-E-VI eLU 2 10 DV IPN Non-neg
M1-10-E-VI-neg eLU 1 10 DV IPN None
M2-10-E-VI-neg eLU 2 10 DV IPN None
M1-10-T-VI tanh 1 10 DV IPN Non-neg
M2-10-T-VI tanh 2 10 DV IPN Non-neg
M2-25-T-VI tanh 2 25 DV IPN Non-neg
M2-50-T-VI tanh 2 50 DV IPN Non-neg
M2-100-T-VI tanh 2 100 DV IPN Non-neg
TABLE 3.1
Summary of DNN architectures and training configurations reported in this work.
4. Results. In this section, we carry out two types of simulations for each data-driven
diode compact model: we (1) produce its I−V characteristics, and (2) simulate a bridge
rectifier circuit (schematic shown at the bottom right of Figure 2.1) that uses 4 instances of
the model. The input signal to the rectifier is a sine wave with frequency 10Hz and phase
shift approximately pi/1.63. This simulation provides device model validation at a circuit
level. We compare the results of both simulations against laboratory data. To visualize how
well a data-driven diode compact model matches measured data, we arrange results in plots
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FIG. 4.1. Simulations comparing a cubic spline TBI diode compact model against laboratory data
containing 3 top sub-plots and 1 bottom sub-plot (see, for example, Figure 4.1). The top
sub-plots show the I−V characteristics of the compact model, overlaid on top of laboratory
data, using three different “data views” defined as follows:
• Standard (top-left sub-plot): ipn is plotted as a function of vpn for −2V ≤ vpn ≤
0.8V .
• Semilog (top-middle sub-plot): log10(abs(ipn)) is plotted as a function of vpn for
−2V ≤ vpn ≤ 0.8V .
• Scaled (top-right sub-plot): TI(ipn) is plotted as a function of TV (vpn), for vminpn ≤
vpn ≤ vmaxpn , where TV and TI are the transformations defined in (3.5) and (3.6),
respectively.
Together, the three data views provide a comprehensive picture of the model: the standard
view highlights the forward bias regime where the diode conducts positive, exponentially-
growing current ipn for positive vpn. The semilog view highlights the “zero crossing point”,
where the diode transitions from reverse bias (where it conducts very little current) to forward
bias. The scaled view exposes the entire region of operation of the diode, from avalanche
breakdown (where ipn starts to become more and more negative at very low vpn, risking
irreversible damage to the device) all the way to forward bias.
The bottom sub-plot in each figure shows a bridge rectifier circuit simulation using 4
instances of the data-driven diode compact model (see schematic at the bottom right of Figure
2.1), overlaid on top of laboratory data.
Figure 4.1 shows simulation results for a cubic spline TBI diode compact model, gener-
ated via STEAM and MAPP. Figure 4.2 shows the same for 3 GMLS compact models (with
polynomial orders 1, 2, and 3). In both cases, we see that the data-driven models are in ex-
cellent agreement with laboratory data. We do not show results for TBI and GMLS models
generated via Spyce, because they are virtually identical to the MAPP/STEAM results shown
here.
We now turn to compact DNN models. Using the original dataset Dpn as the training
set failed to produce even a single accurate DNN compact model. For all parameter choices
described in Section 3.3, the learned DNN models were both inaccurate and unphysical.
Figures 4.3–4.6 illustrate these failures using representative examples drawn from the
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FIG. 4.2. Simulations comparing GMLS diode compact models against laboratory data
FIG. 4.3. Typical I−V characteristics of DNN compact models learned without data transfor-
mations but with the non-negative kernel constraint enforced: M1-50-E (top), M1-50-S (middle) and
M1-50-T (bottom). These results also highlight distinctions between eLU, sigmoid and tanh activation
functions.
240 combinations examined in this work. Figure 4.3 shows typical results obtained with
eLU, sigmoid and tanh activation functions for networks having one hidden layer and en-
forcing non-negative kernel constraints. Figures 4.4 and 4.5 compare the first two examples
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from Figure 4.3 with networks having one additional hidden layer. While the standard data
views on these plots suggest regression fit improvements as a result of introducing an extra
hidden layer, the semilog and scaled data views reveal that this is not necessarily the case.
In particular, we observe significant qualitative changes in the behavior of the compact DNN
models that are counterintuitive.
FIG. 4.4. Typical I−V characteristics of DNN compact models learned without data transforma-
tions but with the non-negative kernel constraint enforced: M1-50-E (top), M2-50-E (bottom). These
results show that increasing the depth can significantly change the regression fit without improving its
quality.
FIG. 4.5. Typical I−V characteristics of DNN compact models learned without data transforma-
tions but with the non-negative kernel constraint enforced: M1-50-S (top), M2-50-S (bottom). These
results show that increasing the depth can significantly change the regression fit without improving its
quality.
For example, the semilog view shows that M1-50-E does not have a zero switching point
whereas M1-50-S does. Interestingly, with two hidden layers, the roles reverse and now M2-
50-E exhibits a zero switching point, whereas M2-50-S does not. Note, however, that the zero
switching for M2-50-E occurs at a highly non-physical value of almost −2V .
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FIG. 4.6. Typical I−V characteristics of DNN compact models learned without data transfor-
mations and without the non-negative kernel constraint enforced: M1-50-S-neg (top) and M2-50-S-neg
(bottom). These results highlight the importance of enforcing the non-negative kernel constraint and
show that increasing the depth cannot compensate for the lack of this constraint.
Figure 4.6 shows results with two DNN compact models that do not enforce the non-
negative kernel constraint. In the case of M1-50-S-neg, which has a single hidden layer, the
unphysical nature of the model can already be seen in the standard data view plot. The same
view suggests that increasing the number of hidden layers to two seems to dramatically im-
prove the model. However, the semilog and scaled data views again confirm that the resulting
model M2-50-S-neg is unphysical. In particular, we see that similar to M1-50-S-neg, the
model has multiple zero switching points, unlike the real diode which has only one.
Our results indicate that DNN performance markedly improves by switching the training
set to the transformed dataset DV Ipn . However, an important takeaway is that not all activation
functions lead to satisfactory compact models. In particular, we found that eLU activation
performed much worse than sigmoid or tanh. For example, the top plot in Figure 4.7 shows
simulations of the M1-10-E-VI compact model; from the standard I−V characteristic plot,
it is apparent that the model greatly overestimates the current in the forward bias region. In-
deed, at vpn = 0.8V, the current predicted by the model is so high that the Y-axis tick labels
on the standard view have all been compressed to the point that they overlap one another.
Still, the transformations of the training set ensure that the model behaves well and has good
convergence properties during circuit simulation; the circuit simulation plot shows that the
model even gets reasonably close to matching laboratory data when it comes to circuit be-
haviour. As in other cases, we did not observe a significant improvement in the model when
the number of layers was increased to two; see the results in the bottom part of Figure 4.7.
Figure 4.8 shows an interesting corner case: with eLU activation and data transforma-
tions, it looks like removing the non-negative weight constraint actually helps the model
become more accurate, both in its I−V characteristic and in circuit simulations.
We hypothesize that this behavior is caused by eLU. Recall that eLU is the identity
function for positive inputs and an exponential converging to a negative value for negative
inputs. Thus, if the weights in the DNN are constrained to be positive, the DNN’s behavior
is constrained to be close to linear, which is a bad fit for a diode. Thus, in this special case,
allowing negative weights actually helps the DNN become more non-linear, and hence mimic
the data more closely.
With regard to eLU, it is worth pointing out that besides getting better models without the
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FIG. 4.7. Simulations comparing M1-10-E-VI (top) and M2-10-E-VI (bottom) compact DNN diode
models against laboratory data.
non-negative kernel constraint, this was one of the few cases where increasing the number of
layers actually improved the model fit. As Figure 4.8 shows, the M2-10-E-VI-neg model still
overestimates the current in the forward bias region, but to an extent noticeably smaller than
M1-10-E-VI-neg. This improvement in the I−V characteristic of M2-10-E-VI-neg translates
into more accurate circuit simulations as well; in fact, the difference in the circuit simulations
between M2-10-E-VI-neg and M1-10-E-VI-neg is visible to the naked eye, as seen from the
two circuit simulations shown in Figure 4.8.
By far, our most positive DNN finding is that combining sigmoid or tanh activation
with data transformations can produce extremely accurate, physically consistent, and efficient
DNN models. The top plot in Figure 4.9 shows this for the M1-10-T-VI case; with just a
single hidden layer and 10 neurons, this tanh activated DNN is able to model all aspects of
the diode’s I−V characteristic very well, and perform very accurately in circuit simulations
as well. In fact, as evidenced by the results in the bottom part of Figure 4.9 and the plots in
Figure 4.10, increasing the number of layers and/or neurons does not significantly increase
model accuracy; the base model with just 10 neurons and a single hidden layer is already
so good that it is difficult to improve upon it. We found that similar results held true with
sigmoid activation. Also, combining tanh/sigmoid with data transformations proved very
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FIG. 4.8. Simulations comparing the M1-10-E-VI-neg (top) and M2-10-E-VI-neg (bottom) compact
DNN diode model against laboratory data.
resilient to other training parameters; no matter what we chose for the other parameters, the
resulting DNN models were always accurate and converged robustly (producing plots almost
indistinguishable from those in Figures 4.9 and 4.10).
Finally, we found that applying the data transformation to ipn was far more critical than
applying it to vpn. In fact, the performance of the DNN compact model showed only minor
degradation (often invisible in plots) when we applied TI but omitted applying TV to the
training dataset.
To summarize, the examples in Figures 4.3–4.6 and Figures 4.7–4.10 highlight the fol-
lowing key points:
• Data transformations are critical to obtaining accurate and physically consistent
DNN compact models;
• The positive weight constraint enforcing monotonicity of ipn with respect to vpn is
crucial; without this, the resulting DNN is often highly unphysical. One exception
is eLU activation, which produces better models without this constraint; see Figures
4.7 and 4.8.
• Generally, increasing the number of layers and/or neurons is not guaranteed to im-
prove the model and can prompt significant qualitative changes in its behavior.
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FIG. 4.9. Simulations comparing the M1-10-T-VI (top) and M2-10-T-VI (bottom) compact DNN
diode models against laboratory data
Also, we note that even if the standard I−V characteristic of a data-driven compact model
appears to match laboratory data satisfactorily, the characteristic needs to be viewed on a
semilog plot, as well as on a (TV , TI) scaled plot, to assess how well the model represents
the physics of the device. For example, although all 3 models in Figure 4.3 look reasonable on
the standard plot, the semilog and scaled plots reveal unphysical behaviours such as current
overestimation in both forward and reverse bias, as well as the absence of or shifts in the zero
crossing point.
5. Conclusions. In this paper, we investigated three different regression approaches to
develop data-driven compact models for a 1N4148 diode from laboratory measurements.
The first two (TBI via cubic splines and GMLS) are examples of local parametric and non-
parametric regression models. Simulation results demonstrate that both of these approaches
deliver accurate and physically consistent compact device models that show excellent agree-
ment with laboratory I−V measurements in all device operational regimes. Furthermore,
both compact models performed robustly in circuit simulations; the simulated output of a
bridge rectifier circuit was in excellent agreement with laboratory measurements. The TBI
model has higher memory requirements than GMLS but faster model evaluation. The use of
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FIG. 4.10. Simulations comparing M2-50-T-VI (top) and M2-100-T-VI (bottom) compact DNN
diode models against laboratory data
the performant Compadre toolkit however enables highly efficient GMLS computation. As a
result, both models can be deemed appropriate for the one-junction device considered in this
work.
For two-junction devices that will be the subject of a forthcoming paper, TBI via mul-
tivariate splines will require data on a rectangular grid, whereas GMLS will not have such a
restriction. For such devices, GMLS may be more appropriate for scattered electrical mea-
surements.
Our experiences with DNNs highlight the potential of this regression technique for com-
pact model development. In particular, using data transformations and sigmoid/tanh activa-
tion, we were able to accurately regress a complex dataset spanning multiple scales and com-
prising more than 9000 data points by a shallow network with just 10 neurons. This makes
our DNN compact model by far the most memory efficient of all three kinds of data-driven
models considered here; unlike DNNs, TBI and GMLS models both require memory of the
order of the size of the entire dataset. This could be a significant advantage for DNNs when
modeling devices with more than one p-n junction. DNN models are also computationally
efficient: being a global regression, DNNs do not require dataset searches as TBI and GMLS
models do; their main cost is a few evaluations of their non-linear activation functions.
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At the same time, applying DNNs to approximate physics-based models requires deeper
understanding of their properties as regression tools. Although DNNs potentially have the
best generalizability of all the models considered in this work, their regression accuracy de-
pends on a complex interplay between depth, width, activation functions, loss functions, con-
straint operators, etc. Although we have gained some insights on training DNNs for compact
model development (as described in Section 4), we believe that our understanding is far from
complete, and that devices with more than two terminals will pose significant additional chal-
lenges in identifying the best combinations of data transformations, architectures, constraint
operators, etc.
Furthermore, circuit simulations underscore the importance of ensuring correct physical
behavior from data-driven compact models. For example, a good fit in the forward bias
region is not enough to ensure robust and physically correct circuit simulations; this requires
accurate representation of the zero crossing and the leakage current in the reverse bias regime
as well. Without these features, circuit simulations are likely to be unphysical at best, and
completely meaningless at worst.
The results in this paper suggest that data transformations are currently the most effective
heuristics for achieving acceptable accuracy in data-driven DNN compact diode models. The
transformations developed in this work aim to reduce the vast difference in scales present in
the I−V diode characteristic curve, which enables good data fits using a standard MSE loss
function. A custom loss function that adapts to multiscale data is another potential option to
improve DNN fit. We plan to pursue this work in the future.
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